This paper proposes a novel wideband LC-based voltage-controlled oscillator (VCO) for multistandard transceivers. The proposed VCO has a core LC-VCO and a tuning-range extension circuit, which consists of switches, a mixer, dividers, and variable gain combiners with a spurious rejection technique. The experimental results exhibit 0.98 to 6.6 GHz continuous frequency tuning with −206 dBc/Hz of FoM T , which is fabricated by using a 0.18 µm CMOS process. The frequency tuning range (FTR) is 149%, and the chip area is 800 µm × 540 µm.
Introduction
Recently, dozens of wireless communication standards have been used for small mobile terminals, for example, GSM, UMTS, LTE, WiMAX, WLAN, Bluetooth, UWB, GPS, DTV, and RFID, and the standards use several frequency bands spreading in a quite wide range such as 800 MHz to 6 GHz. The mobile terminals have been obtaining multistandard operations, smaller size, and lower power operation [12] . However, the present multistandard RF front end consists of several LNAs, VCOs, mixers, and PAs for each frequency band ( Figure 1) . A multistandard RF front end implemented in a single chip is required for smaller size, lower power, and more flexible wireless communication terminals such as 800 MHz to 6 GHz. The software defined radio (SDR) has been studied [9, 13] , and the multistandard RF front end is also needed to realize the SDR with feasible power consumption. Several multistandard RF front ends have been proposed. Digital-assist architectures are suitable for Si CMOS chips [14, 15] . As a common component for the multistandard RF front ends, this paper proposes a wideband frequency synthesizer covering 0.98 GHz to 6.6 GHz [20] .
Previous Work
Ring-oscillator-based VCOs have unacceptably large phase noise for the wireless communication while it has very wide frequency tuning range. Thus, LC-based VCOs are required for the application due to the phase noise requirement. However, the tuning range of LC-based VCOs is usually very narrow such as 2 to 3 GHz even through the 800 MHz-to-6 GHz tuning range is required for the multistandard RF front ends. The conventional LC-VCO cannot overcome the trade-off, so a new wideband LC-based VCO architecture has to be developed.
A VCO using switched capacitors is a well-known topology to extend the tuning range [7, 21] , and a switched inductor and a variable active inductor are also utilized [8, 16] . However, these circuits have a trade-off between the phase noise and the tuning range. The VCO using a variable MEMS inductor achieves wide-tuning range with superior phase noise characteristics [18] . However, it is difficult for these pure CMOS VCOs to obtain wide-tuning range with adequate phase noise.
Recently, wideband VCOs for MB-OFDM UWB have been reported [1, 2, 4, 17, 22, 26] , which use a tuning range extension technique using QVCO, dividers, and singlesideband mixer (SSBM). These VCOs achieve quite wide tuning range and high spurious rejection using SSBM with I/Q signals. However, the VCOs in [1, 2] use two oscillators and have large layout area and larger power consumption. Although the VCOs in [10, 22, 26] use only one QVCO, these VCOs also have larger phase noise and larger power consumption. Wideband VCOs for multistandard transceivers are also reported [10, 13, 23] . The VCO in [10] use a QVCO and SSBMs, which also has larger phase noise and larger power consumption. The VCOs in [13, 23] use differential oscillators and 1/2 frequency dividers to avoid utilizing SSBM and the quadrature generation. The VCO in [13] uses two oscillators, and it requires, moreover, three oscillators for continuous frequency tuning. The VCO in [23] still requires two oscillators.
The wideband VCO proposed in [19] uses divide-by-2, divide-by-3, divide-by-4, divide-by-5, divide-by-6, divideby-8, and divide-by-10 frequency dividers for the tuning range extension. This architecture requires a wideband QVCO, and continuous tuning cannot be realized in the measurement [19] because ±20% tuning range is difficult for QVCOs.
Various topologies for tuning range extension can be utilized depending on the required performances. In this paper, we propose a novel extension architecture to achieve wider tuning range with lower power, smaller layout area, and lower phase noise, which achieves ±71% of tuning range from a ±20%-range core VCO [20] . The proposed architecture utilizes a differential VCO to generate the Figure 4 : Schematics of core VCO using switched capacitors. fundamental frequency with smaller layout area, lower power consumption, and lower phase noise characteristics than quadrature VCOs. A variable gain combiner is employed to reject spur instead of SSBM. Figure 2 shows the proposed VCO architecture, which consists of a core VCO, two dividers, a switch, a mixer, a high-pass filter, and a combiner [20] . The proposed architecture aims to achieve wider tuning range with lower power and lower phase noise, so a differential VCO and a novel compact frequency extension circuit are introduced. Figure 3 shows frequency plan of the proposed architecture, and 2 f 0 , 3/2 f 0 , 3/4 f 0 , and 1/2 f 0 are generated from the fundamental frequency f 0 of the core VCO. 2 f 0 is generated by the mixer, and 1/2 f 0 is divided from the fundamental frequency f 0 . 3/2 f 0 is generated from f 0 and 1/2 f 0 , and 1/2 f 0 is also generated as a spurious signal. 3/4 f 0 is divided from 3/2 f 0 . The core VCO is required to have frequency tuning range of ±20%, and the total tuning range of ±71% can be realized by the frequency extension circuit. For example, tuning range of 2-3 GHz can be extended to 1-6 GHz as shown in Figure 3 . Lower frequency can also be generated by a divide-by-2 frequency divider chain [3] . A differential VCO is employed as the core VCO. Figure 4 shows the schematic of the core VCO, and switched capacitors are utilized for coarse tuning. The differential VCO has better phase noise characteristic than the quadrature VCO, and smaller layout area and lower power consumption can also be achieved. The core VCO has frequency tuning range of more than ±20%. At higher frequencies, it is difficult to achieve wide tuning range due to parasitic capacitances, so the lower fundamental frequency is chosen and upconverted to higher frequencies by the mixer.
Journal of Electrical and Computer Engineering
3 L L C 1 C 1 C 2 C 2 V ctrl C var1 C var2 V bias C 1 = 660 fF C 2 = 1200 fF M 1 M 4 M 2 M 5 M 3 VCO− VCO+ V dd
IN− IN
OUT mix+ OUT mix− V mix bias M 2 M 6 M 7 M 1 M 3 M 4 M 5 V dd V dd LO − LO + (a) wideband mixer M 4 M 5 OUT mix+ OUT mix− M 1 M 3 M 6 M 2 V dd V dd OUT+ OUT− V gain1 V gain2 LO− LO+ (b) variable gain combiner
Wideband VCO Architecture
A CML divider is used as a wideband frequency divider to obtain 1/2 of input frequency, and a wideband mixer shown in Figure 5 (a) is used as a frequency multiplier. The mixer is shared to generate 2 f 0 and 3/2 f 0 , and input signal of mixer is switched as shown in Figure 2 . In case (A) shown in Figure 2 , mixer input signals are f 0 and 1/2 f 0 , and 3/2 f 0 and 1/2 f 0 are generated. In case (B) shown in Figure 2 , both mixer input signals are f 0 , and DC and 2 f 0 are generated.
In case (A), 3/2 f 0 is the desired frequency and 1/2 f 0 is spurious frequency. The tuning range extension using SSBM requires I/Q phases to reject the spurious frequency. In the proposed architecture, output of the first divider has 4 the same frequency as 1/2 f 0 of spur, and it can be used for the spurious rejection instead of the SSBM technique. Therefore, the proposed architecture does not need QVCO and SSBM, and small-size synthesizer can be realized. First, the spurious frequency is rejected by the high-pass filter shown in Figure 2 . Second, the remaining spur in the output of filter is rejected by a variable gain combiner shown in Figure 5 (b). The gains of combiner are adjusted by bias voltages V gain1 and V gain2 . The high-pass filter is also used for phase adjustment, and the filter should be carefully designed to reduce phase mismatch in wide frequency range. In case (B), 2 f 0 is the desired frequency and DC signal is spurious. The DC signal can be suppressed by the high-pass filter. In the proposed architecture, distance to spur is large, which is a desirable feature for spurious rejection in both cases (A) and (B). The proposed architecture is also expected to be robust for LO leak. Phase noise (dBc/Hz)
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Offset frequency (Hz) Figure 10 : Phase noise at f 0 (2.50 GHz) and 3/4 f 0 (1.85 GHz). Figure 6 shows the detailed block diagram of the proposed wideband VCO. 2 f 0 , 3/2 f 0 , 3/4 f 0 , and 1/2 f 0 are output from each node as shown in Figure 6 . In the measurement, I/O buffers are utilized for each output. For an actual use, a selector is required, and some switching time is required for the frequency selection. Figure 7 shows a chip micrograph of the proposed wideband VCO, which is fabricated by using a 0.18 µm CMOS process. Figure 11 : VCO performance comparison using FoM and frequency tuning range (FTR) [5-8, 10, 11, 16, 18, 21, 24-26] . Core size is 800 µm × 540 µm. Depicted in Figure 7 , the core area is dominated by the spiral inductor for LC-VCO. Signal Source Analyzer (Agilent E5052A) and Spectrum Analyzer (Agilent 8563EC) were used for measurement. GSG probes were also used to obtain on-chip signals. Figure 8 shows the tuning characteristics of the VCO, which exhibits 0.98 GHz to 6.6 GHz oscillation. The right y axis shows the frequency coverage of each output path. The tuning range is found to be 149%. Table 1 summarizes the measured results. Figure 9 shows spectrum of the combiner output, which contains 3/2 f 0 and 1/2 f 0 of frequency. In this case, 3/2 f 0 is 2.93 GHz. The spurious frequency of 1/2 f 0 is rejected by both the high-pass filter and the variable gain combiner. The total image rejection ratio (IMRR) is 20.2 dB. In this measurement, the bias voltages in the variable gain combiner were manually adjusted. Figure 10 shows measured phase noise characteristics for f 0 as the fundamental frequency and 3/4 f 0 as the final output. The 3/4 f 0 signal is generated through all the circuit blocks shown in Figure 2 . This result shows that the proposed wideband VCO operates with the wideband and the low phase noise. Table 2 summarizes the measured phase noise and FoM. The proposed VCO achieves −183 dBc/Hz of FoM for 2.50 GHz oscillation. In this paper, FoM T is also employed to evaluate tuning range in addition to the phase noise. FoM T is defined as the following equation [22] :
Measurement Result
where L{ f offset } is phase noise, f offset is certain frequency offset, f o is center frequency, and P DC is power consumption. FTR is frequency tuning range, which is defined as ( f max − f min )/ f 0 . Table 2 also shows FoM T , and the proposed VCO achieves −206 dBc/Hz of FoM T for 2.50 GHz oscillation. Figure 11 plots performances of wideband LC-VCO reported in the literature [5-8, 10, 11, 16, 18, 21, 24-26] , which includes low phase noise VCOs using SOI [24, 25] and BiCMOS processes [6] and CMOS VCOs using phase noise improvement techniques [5, 11] . The proposed VCO achieves the widest tuning range and the best FoM T simultaneously.
Conclusion
This paper has proposed a novel wideband LC-VCO for multiband applications. The VCO has the core VCO and the tuning range extension circuit. A differential LC-VCO and a double-balanced mixer are utilized instead of a quadrature VCO and a single-sideband mixer for the spurious rejection. In measurement results, the proposed VCO performs 0.98 to 6.6 GHz continuous frequency tuning with −206 dBc/Hz of FoM T , which is fabricated by using a 0.18 µm CMOS process. The frequency tuning range (FTR) is 149%, and the chip area is 800 µm × 540 µm. The proposed VCO achieves the widest tuning range and the best FoM T .
